Designing 8 and 14-Layer HDI PCBs with Stacked Vias

Designing 8 and 14-layer High Density Interconnect (HDI) PCBs with stacked vias calls for an understanding of advanced PCB design techniques, particularly because stacked vias can lead to increased complexity in fabrication and various potential signal integrity issues. Here are some guidelines to consider:

Material Selection

  1. Substrate Material: Opt for low-loss and high-performance materials that can accommodate the fine features of stacked vias, such as high glass-transition (Tg) materials.

Layer Stack-up Planning

  1. Balance: Ensure the PCB has symmetrical construction to prevent warping during fabrication and operation.
  2. Signal and Ground Layers: Plan ground and power planes near signal layers to maintain signal integrity and reduce electromagnetic interference.
  3. Impedance Control: Precisely plan the placement of traces and stacked vias to maintain the impedance needed for high-speed signals.

Via Structures

  1. Via Types: Differentiate between through vias, blind vias, and buried vias and plan how to stack them. Stacked vias should preferably be used in only critical areas due to increased costs.
  2. Via-in-Pad: With HDI designs, you might need via-in-pad for BGA breakouts. Ensure you have non-conductive fill or cap plating techniques for these vias to avoid solder wicking.

PCB Layout and Routing

  1. Escape Routing: Carefully plan escape routing from fine-pitch BGAs, which may need to use stacked vias to get out of the dense pin fields.
  2. Trace Widths and Spacing: Due to the high layer count, you may have less horizontal space, necessitating tighter trace widths and spacing, ensuring you adhere to manufacturer capabilities.
  3. Thermal Management: Use thermal via arrays for effective heat dissipation on power-intensive components, considering a via-in-pad technique to maximize cooling.

Signal Integrity and Power Integrity

  1. Signal Integrity Simulations: Use simulation software to assess the impact of vias on signal integrity. This includes crosstalk, return path discontinuities, and insertion loss.
  2. Power Integrity: Ensure a solid power integrity plan with adequate decoupling capacitors and a power delivery network (PDN) design that minimizes impedance fluctuations.

Design for Manufacturing (DFM)

  1. Communicate with Fabricators: Not all PCB manufacturers are equipped to handle 8 and 14-layer HDI PCBs with stacked vias efficiently. Discuss with potential fabricators in advance to understand their capabilities and constraints.
  2. Vias and Tolerance: Recognize that each via adds variability and potential for defects. Design the via stack to tolerate the fabrication tolerances.

Testing and Quality Assurance

  1. Inspection and Testing: Stacked vias require careful inspection. Plan for potential X-ray inspection and other tests to ensure via reliability.

Documentation

  1. Detailed Documentation: Provide comprehensive documentation detailing the via structures, materials, and any specific fabrication or assembly notes.

Prototype and Review Cycles

  1. Prototypes: Given the complexity and cost associated with these PCBs, create a prototype and test it extensively before going into full production.
  2. Review and Iterate: Review each prototype thoroughly and be prepared to iterate on the design based on fabrication and test results.

Designing such complex PCBs is a multi-disciplinary effort, requiring cooperation between the PCB designer, the manufacturing house, and sometimes even the component suppliers. The effort and cost can be considerable, but with careful planning and attention to detail, reliable and high-performing HDI PCBs with stacked vias can be produced.

Back to Lisa's Column